

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
29 April 2004 (29.04.2004)

PCT

(10) International Publication Number  
**WO 2004/036657 A1**

(51) International Patent Classification<sup>7</sup>: **H01L 31/04,**  
C30B 29/06, C01B 33/02

(21) International Application Number:  
PCT/JP2003/013074

(22) International Filing Date: 10 October 2003 (10.10.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
NO. 2002-302286 16 October 2002 (16.10.2002) JP

(71) Applicant (for all designated States except US): **CANON  
KABUSHIKI KAISHA** [JP/JP]; 3-30-2, Shimomaruko,  
Ohta-ku, Tokyo 146-8501 (JP).

(72) Inventors; and


(75) Inventors/Applicants (for US only): **ISHIHARA, Shu-  
nichi** [JP/JP]; c/o CANON KABUSHIKI KAISHA,  
3-30-2, Shimomaruko, Ohta-ku, Tokyo 146-8501

(JP). **NAKAGAWA, Katsumi** [JP/JP]; c/o CANON  
KABUSHIKI KAISHA, 3-30-2, Shimomaruko, Ohta-ku,  
Tokyo 146-8501 (JP). **SATO, Hiroshi** [JP/JP]; c/o CANON  
KABUSHIKI KAISHA, 3-30-2, Shimomaruko, Ohta-ku,  
Tokyo 146-8501 (JP). **YOSHINO, Takehito** [JP/JP];  
c/o CANON KABUSHIKI KAISHA, 3-30-2, Shimo-  
maruko, Ohta-ku, Tokyo 146-8501 (JP). **NISHIDA, Shoji**  
[JP/JP]; c/o CANON KABUSHIKI KAISHA, 3-30-2,  
Shimomaruko, Ohta-ku, Tokyo 146-8501 (JP). **UKIYO,**  
**Noritaka** [JP/JP]; c/o CANON KABUSHIKI KAISHA,  
3-30-2, Shimomaruko, Ohta-ku, Tokyo 146-8501 (JP).  
**IWANE, Masaaki** [JP/JP]; c/o CANON KABUSHIKI  
KAISHA, 3-30-2, Shimomaruko, Ohta-ku, Tokyo  
146-8501 (JP). **IWASAKI, Yukiko** [JP/JP]; c/o CANON  
KABUSHIKI KAISHA, 3-30-2, Shimomaruko, Ohta-ku,  
Tokyo 146-8501 (JP). **MIZUTANI, Masaki** [JP/JP]; c/o  
CANON KABUSHIKI KAISHA, 3-30-2, Shimomaruko,  
Ohta-ku, Tokyo 146-8501 (JP).

(74) Agents: **OKABE, Masao** et al.; No. 602, Fuji Bldg., 2-3,  
Marunouchi 3-chome, Chiyoda-ku, Tokyo 100-0005 (JP).

[Continued on next page]

(54) Title: POLYCRYSTALLINE SILICON SUBSTRATE



(57) Abstract: A polycrystalline silicon substrate for a solar cell formed by growing a high purity polycrystalline silicon layer on a surface of a base obtained by slicing a polycrystalline silicon ingot obtained by melting metallurgical grade silicon and performing one-direction solidification, wherein one-direction solidification is performed on a melt prepared by adding B to molten metallurgical grade silicon at an amount of  $2 \times 10_{18} \text{ cm}^{-3}$  to  $5 \times 10_{19} \text{ cm}^{-3}$  based on the concentration in the melt to produce the polycrystalline silicon ingot. With this structure, it is possible to easily obtain a polycrystalline silicon substrate having resistivity and the type of conductivity suitable for manufacture of a solar cell.



(81) **Designated States (national):** AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) **Designated States (regional):** ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),

European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Published:**

— with international search report

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## DESCRIPTION

POLYCRYSTALLINE SILICON SUBSTRATE

## 5 TECHNICAL FIELD

The present invention relates to a polycrystalline silicon substrate, which is inexpensive and hardly suffers a restriction of silicon resources in a production thereof.

10

## BACKGROUND ART

A solar cell has been widely used as an awareness regarding an environmental issue is growing up. A monocrystalline or polycrystalline silicon substrate is mainly used for manufacturing a solar cell for the general purpose. Basically, monocrystalline silicon for a solar cell is pulled up by a Czochralski method similarly to the case that silicon for a semiconductor is produced. On the other hand, since polycrystalline silicon can be produced by melting and solidifying silicon in a crucible, a throughput in the production is higher than that of monocrystalline silicon. However, since off-grade silicon wafer in IC industry or the like, or residual silicon in the Czochralski crucible-drawing process is used as a raw material for polycrystalline silicon in many cases, a supply

amount is limited and it is difficult to lower a price much.

Therefore, an attempt has been made that polycrystalline silicon, which is produced using inexpensive unpurified silicon (metallurgical grade silicon) being obtained by merely reducing a silica stone, is purified without performing a silicon purifying process for a semiconductor such as a Siemens method. For example, K. Hanazawa, M. Abe, H. Baba, N. Nakamura, N. Yuge, Y. Sakaguchi, Y. Kato, S. Hiwasa, and M. Obashi propose a technique in which phosphorous and boron which are contained at a large amount in metallurgical grade silicon are removed by utilizing an electron beam (EB) gun or a plasma torch to obtain a silicon material for a solar cell (12<sup>th</sup> PVSEC June 11-15 2001 proceeding pp. 265-268). However, even with this method, since it is especially difficult to remove boron and a two-step process is required, reduction in cost to an expected level cannot be achieved yet.

Furthermore, an attempt has been made that polycrystalline silicon is directly grown on a base made of a material other than silicon. Since it is necessary to perform the growth at a high temperature of usually 1,000 to 1,500°C, metal and glass are hard to be used as the base in view of heat resistance and matching of a coefficient of thermal expansion with

that of silicon. Therefore, glassy carbon or ceramics was trially used for the base. However, since a polycrystalline silicon film grown on such a base tends to have a small crystal grain and evenness  
5 of the surface thereof tends to be deteriorated, such a material is not practically used yet. In addition, glassy carbon or ceramics is never be regarded as an inexpensive material usable for a solar cell.

In view of the above, a method has been  
10 proposed, which includes: preparing a base by using inexpensive metallurgical grade silicon; growing a high purity silicon layer having a predetermined thickness on the base to produce a substrate; and manufacturing a solar cell by using the substrate.  
15 For example, Haruo ITO, Tadashi SAITOH, Noboru NAKAMURA, Sunao MATSUBARA, Terunori WARABISAKO, and Takashi TOKUYAMA experimentally manufactured a solar cell by growing a polycrystalline silicon on a metallurgical grade silicon base by a CVD method  
20 using  $\text{SiH}_2\text{Cl}_2$  (J. Crys. Growth 45(1978) 446-453). Also, Noguchi, Sano, and Iwata propose a solar cell manufactured by growing high purity polycrystalline silicon of semiconductor grade on a solar cell metallurgical grade silicon base in Japanese Patent  
25 Application Laid-Open No. H5-036611, claims 1 to 3.

According to these methods, since a base is made of silicon although the base has low purity, a

problem of heat resistance or incompatibility in coefficient of thermal expansion is not caused. Furthermore, since a grown polycrystalline silicon film takes over crystallinity of the base, a

5 polycrystal having better quality can be grown compared to the case that glassy carbon or ceramics is used as the base. However, in a method of growing silicon in a vapor phase such as CVD, there exist problems in that the number of bases which are

10 supplied for one batch is limited and in that a growing film may come off the inner wall of the apparatus. Furthermore, in the case of performing growth on a base made of silicon having low purity such as metallurgical grade silicon, an impurity such

15 as a metal, B, or P contained in the base tends to be incorporated again into a high purity silicon layer after the impurity is once liberated into a vapor phase. As a result, even if purity of raw material silicon gas to be used is increased, there exists a

20 strong tendency that a grown silicon layer is contaminated with metal or becomes to have inappropriately low resistivity for manufacturing a solar cell.

T. H. Wang, T. F. Ciszek, C. R. Schwertfeger, H.

25 M. Mountinho, and R. Matson propose a method utilizing a liquid phase growth method for growing a high purity silicon layer on a metallurgical grade

silicon (Solar Cell Materials and Solar Cells  
41/42(1996) 19-30). Also, Nishida proposes in  
Japanese Patent Application Laid-Open No. H10-098205  
that a high purity silicon layer be grown by a liquid  
5 phase method on a metallurgical grade silicon base so  
as to be used for a solar cell. Furthermore, various  
novel methods are disclosed regarding a base forming  
method. The novel methods are useful means for  
reducing a cost of a solar cell.

10 According to a liquid phase growth method,  
since a thick silicon layer can be easily grown and a  
proportion of waste silicon among a silicon material  
to be used is small, this method is highly suitable  
for manufacturing a solar cell. Furthermore, since  
15 an influence of an impurity in a base on a high  
purity silicon layer is smaller than that in vapor  
phase growth by controlling a degree of  
supersaturation of a melt, a high quality  
polycrystalline silicon layer can be relatively  
20 easily obtained. Therefore, the method is highly  
suitable for forming a substrate using a  
metallurgical grade silicon base. Nevertheless, an  
influence of an impurity remains. Especially, there  
remains a problem in that properties of a  
25 manufactured solar cell largely vary depending on a  
batch of a silicon material used for producing a base.  
Furthermore, regardless of the type of method of

growing a high purity silicon layer, there exists a tendency that a manufacturing line of a solar cell is contaminated with an impurity contained in a base so that properties of a manufactured solar cell are  
5 affected. Therefore, it has been conceivable that low purity silicon such as metallurgical grade silicon is hard to be used as it is for the production even if such silicon is inexpensive. Also, growth of a thick silicon layer requires much time  
10 and a large amount of a silicon material, thereby causing an increase in cost. In order to sufficiently utilize incident light even in the case of a relatively thin silicon layer, minute uneven structure referred to as a texture is desirably  
15 formed on the surface of a crystal. However, if the texture is formed by etching as generally done, a part of the silicon layer which has been grown is lost. Furthermore, such formation is not preferred in view of light absorption.

20 As described above, there still remain many problems regarding production of a substrate for a solar cell using low purity silicon, e.g., metallurgical grade silicon, as a base and manufacture of a solar cell using such a substrate.

25

#### DISCLOSURE OF THE INVENTION

It is an object of the present invention to



provide a substrate for a solar cell using low purity silicon as a main raw material and being capable of remarkably reducing cost compared to a conventional polycrystalline silicon substrate, and being capable  
5 of obtaining conversion efficiency as much as that of a conventional polycrystalline silicon substrate when a solar cell is manufactured.

The present invention has been made in view of the above-mentioned problems and relates to a novel  
10 silicon substrate for a solar cell which is obtained by growing a high purity polycrystalline silicon layer on a base formed by slicing an ingot produced by using low purity silicon represented by metallurgical grade silicon.

15 The present invention provides a polycrystalline silicon substrate for a solar cell formed by growing a high purity polycrystalline silicon layer on a surface of a base obtained by slicing a polycrystalline silicon ingot obtained by  
20 melting metallurgical grade silicon and performing one-direction solidification, wherein one-direction solidification is performed on a melt prepared by adding B to molten metallurgical grade silicon at an amount of  $2 \times 10^{18} \text{ cm}^{-3}$  to  $5 \times 10^{19} \text{ cm}^{-3}$  based on a  
25 concentration in the melt to the produce the polycrystalline silicon ingot.

Further, the present invention provides a

polycrystalline silicon substrate for a solar cell formed by growing a high purity polycrystalline silicon layer on a surface of a base obtained by slicing a polycrystalline silicon ingot obtained by  
5 melting metallurgical grade silicon and performing one-direction solidification, wherein one-direction solidification is performed on a melt prepared by adding Al to molten metallurgical grade silicon at an amount of  $1 \times 10^{19} \text{ cm}^{-3}$  to  $1 \times 10^{21} \text{ cm}^{-3}$  based on a  
10 concentration in the melt to produce the polycrystalline silicon ingot.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a view illustrating a cross section  
15 of a polycrystalline silicon substrate according to the present invention.

Fig. 2 is a view illustrating a cross section of another polycrystalline silicon substrate according to the present invention.

20 Fig. 3 is a view illustrating a cross section of a polycrystalline silicon solar cell manufactured by a method according to the present invention.

Fig. 4 is a view illustrating a configuration of a polycrystalline silicon ingot producing  
25 apparatus preferably used for practice of the present invention.

Fig. 5 is a view illustrating a configuration

of a liquid phase growth apparatus preferably used for practice of the present invention.

Fig. 6 is a view illustrating a configuration of another liquid phase growth apparatus preferably used for practice of the present invention.

#### BEST MODE FOR CARRYING OUT THE INVENTION

(Raw material silicon)

A silicon material, which is lowest-priced and a supplied amount of which is large, is metallurgical grade silicon obtained by directly reducing silica stone. The metallurgical grade silicon is not produced in Japan and is imported from Norway, Brazil, China and the like. Although its purity is officially announced as 97% or more in general, the type and a concentration of an impurity actually contained in the metallurgical grade silicon vary depending on raw material silica stone. A typical example is shown in Table 1.

Table 1

Impurity	Concentration
Fe	1000 ppmw
Al	800 ppmw
Cu	15 ppmw
Cr	10 ppmw
B	10 ppmw
P	50 ppmw

Examples of the major impurity include a heavy

metal such as Fe, Cr, or Cu. Since such an impurity forms a deep level in silicon and acts as a recombination center, properties of a solar cell are remarkably deteriorated. Furthermore, since a heavy metal is easy to diffuse, if a heavy metal is contained at a high concentration in a material for a base, contamination tends to be widely spread in a growing process of a high purity silicon layer and a manufacturing process of a solar cell. In addition, metal impurities aggregate to form a fine particle, which may cause a solar cell to shunt.

Furthermore, an impurity such as B, Al, or P which can serve as a dopant is contained in the metallurgical grade silicon at a high concentration. Resistivity and the type of conductivity of an ingot are determined in accordance with the concentration of such a dopant and a relative amount of p-type dopant to n-type dopant. The ingot may be p-type or n-type.

Even in the case of a semiconductor grade or solar cell grade silicon material containing an impurity other than Al, B, or P at a low concentration, when resistivity thereof is less than a predetermined range (approximately  $0.1 \Omega \cdot \text{cm}$  or less, as described later), a solar cell manufactured by using the material as it is has low efficiency and is not practicable. Since such a raw material contains

a dopant impurity such as Al, B, or P at higher concentration than a practically acceptable level, the material can not be used for manufacturing a device. Therefore, since such a material is  
5 available at a significantly lower price compared to usual high purity silicon, the material is effectively used as "low purity silicon" as a raw material in the present invention.

(Description of process of producing substrate for  
10 solar cell)

(Formation and slice of ingot)

Raw material silicon filled in a crucible is molten and solidified to obtain an ingot of polycrystalline silicon. The ingot is sliced to a  
15 predetermined thickness by a wire saw to form a polycrystalline silicon base. An ingot solidifying apparatus preferably used for practice of the present invention is shown in Fig. 4. It is desirable that solidification of the raw material silicon molten in  
20 the crucible 201 gradually progress from the bottom face to the surface of the crucible (along a growing direction 207) while an interface between a solidified portion 205 and a molten portion 206 being kept level. For that purpose, it may be such that a  
25 support 204 for the crucible 201 is slowly moved down in a temperature gradient from an upper portion to a lower portion of the crucible 201 formed by a

cylindrical heater 202 having three sections and being mounted at the side of the apparatus, thereby performing cooling. A heater 203 is used for forming a temperature gradient from the upper portion to the lower portion. A crystal grain is grown from the bottom face to the surface of the crucible 201. Such a solidifying method is referred to as a one-direction solidification. A heavy metal impurity is discharged from the solidified portion 205 to the melt 206 by a segregation effect. As a result, an impurity concentration in the solidified polycrystal is reduced and an impurity is concentrated in the finally remaining melt. If the one-direction solidification is appropriately performed, a concentration of a heavy metal impurity in a polycrystal can be reduced to 1/100 or less compared to that of raw material silicon. However, it is still impossible to use such a polycrystal for manufacturing a solar cell because properties are deteriorated owing to an increase of recombination of a carrier produced by incident light. Furthermore, since a segregation effect of B or P is extremely poor, the concentration thereof can not be reduced by the one-direction solidification. The method by Haruo ITO et al. described above is for removing B and P, which can not be removed by the one-direction solidification, as simply as possible. However,

since such a method requires two additional steps compared to the one-direction solidification, the method significantly increases cost.

In the present invention, although a heavy  
5 metal is removed by a one-direction solidification as much as possible, an additional purification is not performed. Therefore, if the thus-formed polycrystalline silicon is used for a solar cell as it is, satisfactory properties can not be expected.  
10 Furthermore, metallurgical grade silicon generally contains a large amount of P as well as B and Al. Although the concentration of P depends on a production area and a grade, the concentration is generally 30 ppm by weight or more. In addition, as  
15 described above, since the segregation effect of P involved in solidification is poor, P is contained in a solidified ingot at a high concentration. In order to form a p-type ingot having predetermined resistivity (300 m $\Omega$  or less) by using such  
20 metallurgical grade silicon, B or Al is preferably added at an amount which appropriately performs counter dope against an effect of P depending on a production area and a grade of raw material metallurgical grade silicon. However, an adding  
25 amount has an upper limitation and must be within a range so that crystallinity of Si is not deteriorated and a crystal grain size is not extremely decreased

in particular. With regard to B, such an adding amount is in the range of  $2 \times 10^{18} \text{ cm}^{-3}$  to  $5 \times 10^{19} \text{ cm}^{-3}$  and preferably of  $2 \times 10^{18} \text{ cm}^{-3}$  to  $4 \times 10^{19} \text{ cm}^{-3}$  based on the concentration in silicon melt. Furthermore, since the segregation effect of B involved in solidification is poor as described above, the concentration of B in the silicon melt approximately corresponds to the concentration in the solidified ingot. With regard to Al, the adding amount is in the range of  $1 \times 10^{19} \text{ cm}^{-3}$  to  $1 \times 10^{21} \text{ cm}^{-3}$  and preferably of  $1 \times 10^{19} \text{ cm}^{-3}$  to  $5 \times 10^{20} \text{ cm}^{-3}$  based on the concentration in silicon melt. The adding amount of Al is larger than that of B because a segregation effect of Al is larger than that of B and therefore Al is easily removed by the one-direction solidification, the actual content in the ingot is smaller than that in the melt. As described later, a base formed from such an ingot produces a junction with a polycrystalline silicon layer grown thereon and contributes to improvement of solar cell properties, especially a release voltage. In addition, even if this method is performed, an increase in production cost is small unlike purification.

25        The formed ingot is sliced into a flat plate having a thickness of 200 to 350  $\mu\text{m}$  by use of an ID blade cutter or a wire saw. A wire saw is preferred



for use for a solar cell because the wire saw has high productivity. Since an ingot based on a method according to the present invention is formed by a one-direction solidification method, a crystal grain  
5 extends especially long in a growing direction. In the case of forming a substrate from a polycrystalline silicon ingot for a solar cell, in many cases, the ingot is sliced across perpendicularly a crystal growing direction 207.

10 However, in the case of using the ingot as a base as in the present invention, if the ingot is sliced parallel to the growing direction 207, an area per one crystal grain is increased and an undesirable influence of a grain boundary is decreased.

15 Therefore, satisfactory solar cell properties are easily obtained. Since there remains a mark of a wire saw and dirt is attached on the surface of the base just after being sliced, an etching is performed. In many cases, the surface of a substrate for a solar  
20 cell is made uneven by an alkali etchant to form a texture structure. However, in the case of a base, it is no meaning to form a texture structure because a surface shape of a silicon layer grown on the base is different from the original surface of the base in  
25 many cases and because unusual growth may be caused. Therefore, it is rather preferred that the surface of the base be washed with a solvent and then be

subjected to planar etching using a mixed liquid of nitric acid, acetic acid, and hydrofluoric acid = 300:68:32 for several minutes to be made flat.

(Liquid phase growth)

- 5           In liquid phase growth of silicon, a metal having a low melting point such as tin, indium, gallium, aluminum, or copper is molten and silicon is dissolved therein to prepare a melt. Of those, indium has an appropriately low melting point and
- 10 therefore is easy to handle, and furthermore indium is hard to be a solid solution in silicon. Therefore, indium is preferable for growing high quality silicon. Also, since copper has high solubility in silicon, copper is preferable for rapidly growing silicon.
- 15 Figs. 5 and 6 are respectively a schematic cross-sectional view of a liquid phase growth apparatus preferred for practice of the present invention. In Figs. 5 and 6, reference numeral 303 denotes a shaft; 306, a support plate; and 307, a drop preventing claw.
- 20 Initially, a crucible 301 is heated by a cylindrical heater 304 surrounding the crucible 301 and silicon is saturatedly molten at a temperature of approximately 600°C to approximately 1,200°C depending on the kind of an objective melt to form a
- 25 melt 302. As a silicon material to be molten, although metallurgical grade silicon containing a large amount of an impurity is not appropriate,

semiconductor grade silicon (having a purity of approximately 10 N to 11 N) is not required and solar cell grade silicon (having a purity of approximately 6 N to 7 N) is sufficient. Next, a base 305 of polycrystalline silicon is dipped in the melt 302. In each of Figs. 5 and 6, the case that three bases are used is exemplified. However, growth can be performed on several tens or several hundreds of bases depending on dimensions of the crucible. Usually, prior to performing liquid phase growth, a temperature of the melt 302 is once increased to a temperature higher than a saturation temperature of silicon so as to produce an unsaturated condition, and then the base 305 is dipped in the melt so that a part of the base is dissolved in the melt to adjust the surface of the base to the melt. However, in the case of using metallurgical grade silicon as a base, the adjustment is not preferred because an impurity in the base is dissolved in the melt. If the surface of the base is appropriately subjected to an etching treatment and if a flow of a reducing gas such as hydrogen is formed at the inside of a container that accommodates the base and the crucible, the surface of the base can be adjusted to the melt and an impurity is not dissolved in the melt even if a temperature of the melt is decreased to a temperature approximately several to ten and several °C lower

than the saturation temperature of silicon and then the base is dipped in the melt.

The base 305 is dipped in the melt 302, and then the melt is cooled. When the melt is cooled, silicon, which becomes incapable of being dissolved in the melt, deposits on the base 305. Since the base is made of polycrystalline silicon, a deposited silicon layer follows the base so as to be polycrystalline. In many cases, the cooling is gradually performed at a constant cooling rate. Such a method is referred to as a slow cooling method. In addition to the slow cooling method, an example of a liquid phase growth method includes a method referred to as a temperature difference method. The temperature difference method includes: dipping a solid solute such as silicon and a base in a melt; keeping the solute at a relatively high temperature and the base at a relatively low temperature; and eluting and diffusing the solute from the surface of the solid solute to grow the solute on the base. Since the temperature difference method can keep the temperatures of the respective parts constant throughout the process, the method is preferably used for growth of a compound semiconductor which requires high evenness of a grown film in a thickness direction. The method is also preferably applied to growth of silicon. The type of conductivity and

resistivity of a polycrystalline silicon layer is affected by the melt. Indium, gallium, aluminum, and the like are p-type dopants themselves. Therefore, when such a metal is used for a melt, the dopant is dissolved in silicon in a solid phase to be a p-type silicon layer. Of those, since indium is hardly dissolved in silicon in a solid phase, conductivity is easily controlled. Also, although tin is somewhat dissolved in silicon in a solid phase, since tin is an element of Group IV and therefore is electrically inactive, conductivity is easily controlled. In the case of using a melt of such a metal, it is possible to control p-type or n-type at will by dissolving a dopant such as B, aluminum, gallium, P, or antimony together with silicon in the melt and performing liquid phase growth.

In the case of using a polycrystalline silicon layer as an active layer of a solar cell, resistivity of the polycrystalline silicon layer is preferably approximately 0.1 to 10  $\Omega \cdot \text{cm}$ . If the resistivity is higher than the range, an  $n^+$ -p junction (or a  $p^+$ -n junction) with an emitter layer is not sufficiently formed. As a result, a release voltage is especially reduced. In contrast, if the resistivity is lower than the range, a depletion layer is not sufficiently spread and furthermore recombination of a carrier is increased. As a result, a short circuit current is

especially reduced. On the other hand, it is desirable that the base have the same type of conductivity and lower resistivity. In such a case, a p-p<sup>+</sup> junction (or an n-n<sup>+</sup> junction) is formed  
5 between the polycrystalline silicon layer and the base to show a back surface field (BSE) effect, absorption of long-wavelength light is enhanced so that a short circuit current is increased, and a release voltage is improved. In general, the base is  
10 used as p<sup>+</sup> (approximately 0.005 to 0.1  $\Omega\cdot\text{cm}$ ) and the polycrystalline silicon layer is used as p (approximately 0.1 to 10  $\Omega\cdot\text{cm}$ ). However, even if the base is used as n<sup>+</sup> (approximately 0.005 to 0.1  $\Omega\cdot\text{cm}$ ) and the polycrystalline silicon layer is used as n  
15 (approximately 0.1 to 10  $\Omega\cdot\text{cm}$ ), the same effect can be obtained.

Furthermore, in the case of using a polycrystalline silicon layer as an active layer of a solar cell, it is desirable that a thickness thereof  
20 be at least approximately 100  $\mu\text{m}$  because the thicker polycrystalline silicon layer absorbs more incident light. However, in such a case, since it takes much time to grow the polycrystalline silicon layer and an amount of raw material silicon to be used is  
25 increased, an increase in cost is caused. In view of this, as generally employed in a crystalline silicon solar cell, a method may be used, which includes

forming a texture structure by etching with an alkali solution or the like to extend an optical path length of incident light thereby enhancing absorption.

However, this method is not much preferred because a  
5 grown polycrystalline silicon layer is partly lost.

In the case of performing liquid phase growth on a base made of crystalline silicon, a plane having a specific surface orientation, especially (111) surface (a facet surface) tends to preferentially  
10 appear on the surface of grown crystalline silicon. This is probably because the liquid phase growth occurs under a condition which is almost equivalent to thermal equilibrium. Conditions in each of which a surface orientation on the surface of the base is  
15 other than (111) are shown in Figs. 1 and 2. Since a facet surface 103 has an inclination against the surface of the base 101, minute unevennesses having a pitch of several  $\mu\text{m}$  to several tens of  $\mu\text{m}$  are formed on the surface of the polycrystalline silicon layer  
20 102. Furthermore, according to the base of polycrystalline silicon, an orientation of the facet surface 103 is uniform in each crystal grain. On the other hand, the orientation is different from that in the different crystal grain. Therefore, orientations  
25 of the base are random as a whole. By virtue of the action of the minute unevennesses formed on the facet surface, the polycrystalline silicon layer 102 having

a thickness of approximately only 20 to 50  $\mu\text{m}$  has light absorption equivalent to that of a flat polycrystalline silicon layer having a thickness of 100  $\mu\text{m}$ . Since this method can utilize the entire  
5 grown silicon unlike a method employing etching and does not require an etching process, the method is advantageous in view of cost.

According to the present invention, a dopant element is contained in a base at a high  
10 concentration. Furthermore, especially in the case of using metallurgical grade silicon as a raw material, a heavy metal impurity which can not be removed is contained in the base. In the case of using such a base, there is a possibility that the  
15 dopant element or the heavy metal impurity diffuses from the exposed surface of the base to the inside of a processing apparatus in the process of manufacturing a solar cell, so as to give an undesirable influence on properties of the resultant  
20 solar cell. Especially, the influence easily appears in a thermal diffusion process for forming a surface emitter layer (an  $n^+$  layer in the case where a polycrystalline silicon layer is of p-type) by way of a high temperature. In view of preventing diffusion  
25 of an impurity, it is preferred that the entire area of the base be covered with a high purity polycrystalline silicon layer at the time of



performing liquid phase growth. On the other hand, if the back surface of the base is covered with a polycrystalline silicon layer having relatively high resistivity, electrical contact on the back surface is hard to be made. Therefore, as shown in Figs. 1 and 2, it is preferred that the liquid phase growth be performed so that the base surface is exposed in a predetermined area on the back surface of the base 101 and the surface and the end surface 105 of the base be entirely covered with a high purity polycrystalline silicon layer 102. Fig. 1 shows the case where an exposed portion 104 is formed on the entire back surface and Fig. 2 shows the case where an exposed portion 104 is formed on a predetermined portion of the back surface. When the thus obtained substrate is used for a process of manufacturing a solar cell, a cover is placed on the exposed portion 104 or two substrates are overlapped back to back so that diffusion of an impurity can be suppressed. Furthermore, since the exposed portion 104 has low resistivity, electrical contact on the base is easily made.

A mechanism, which forms the exposed portion 104 only on the back surface of a base in liquid phase growth, is incorporated in each apparatus shown in Figs. 5 and 6. According to the apparatus of Fig. 5, the base 305 is supported between the support

plate 306 and the drop preventing claw 306. Although the drop preventing claws 307 are shown only at two positions in the cross-sectional view, at least three drop preventing claws are actually mounted to stably support the base 305. When the base 305 is dipped in the melt 302, the base 305 having a specific gravity smaller than that of the melt 302 is firmly attached to the support plate 306 by buoyancy as shown in Figs. 5 and 6. Furthermore, the support plate 306 is made somewhat larger than the base 305. As a result, growth occurs on the surface and the end surface of the base while growth does not occur at all on the back surface of the base. In contrast, according to the apparatus of Fig. 6, since the support plate 306 is made somewhat smaller than the base 305, growth occurs at the peripheral on the back surface of the base as well as on the surface and the end surface thereof. However, since growth does not occur at the portion which is firmly attached to the support plate 307, an exposed portion as shown in Fig. 2 is formed. (Description of process for manufacturing solar cell)

A cross sectional structure of an example of a solar cell manufactured on a substrate according to the present invention is shown in Fig. 3.

(Formation of emitter layer)

Examples of a method for forming an emitter layer 106 include: a method which includes growing a

polycrystalline silicon layer 102 in a liquid phase and further growing, on the polycrystalline silicon layer, a thin silicon layer which is doped at a high concentration to the type of conductivity opposite to the polycrystalline silicon layer; and a method which includes alternating the type of conductivity at the outermost surface portion of several thousands of angstroms by performing thermal diffusion or ion implantation of a dopant on the surface of the polycrystalline silicon layer. A  $P_2O_5$  layer, which is formed on the surface of the polycrystalline silicon layer by oxidizing the surface of the polycrystalline silicon layer while an application liquid containing P is applied or an inactive gas containing  $POCl_3$  is flown, can be employed as an n-type diffusion source. A  $B_2O_3$  layer, which is formed on the surface of the polycrystalline silicon layer by oxidizing the surface of the polycrystalline silicon layer while an inactive gas containing  $BBr_3$  is flown, can be employed as a p-type diffusion source. The depth of a junction of the emitter layer is possibly approximately 1,000 to 5,000 angstroms and surface sheet resistivity may be approximately 10 to 100  $\Omega/\square$ . In order to obtain such an emitter layer by means of a thermal diffusion, a treatment at approximately 700 to 900°C for several to several tens of minutes is required. However, there is a possibility that an

impurity such as B, P, or a heavy metal contained in the base diffuses as described before. In a solid phase, there is very little problem because of the following reasons. B or P has a short diffusion length in a solid phase, contributes to improvement of a BSF effect and therefore gives no undesirable influence even if such a little diffusion occurs, and the concentration of a heavy metal is significantly reduced by one-direction solidification. However, in the process for using a CVD furnace for forming an emitter layer or in the process for performing a thermal diffusion of a dopant in a diffusion furnace to form the emitter layer, there is a possibility that an impurity diffuses in a vapor phase. In contrast, in the case of using the base proposed in the present invention in which at least the surface and the end surface are covered with a high purity polycrystalline silicon layer, the possibility of diffusion of an impurity in a vapor phase can be minimized by placing two bases back to back in the CVD furnace or the diffusion furnace.

(Formation of reflection preventing layer and grid electrode)

Since silicon has a large reflectance, specifically a refractive index of approximately 3.4, compared to that of air, it is necessary to form an appropriate reflection preventing layer 107 on the

surface thereof. As a reflection preventing layer, a transparent film is used, which is composed of silicon nitride, titanium oxide, zinc oxide, zinc sulfide, or the like, which has high transparency, specifically, a refractive index of approximately 1.8 to 2.3, and which has a thickness of approximately 600 to 900 angstroms. A sputtering method, a thermal CVD method, a plasma CVD method, or the like is generally used as a deposition method of the reflection preventing layer 107. In the case of using titanium oxide, the reflection preventing layer can also be formed by applying an application solution to titanium oxide and baking the whole. In some cases, the reflection preventing film has a function for preventing recombination of a carrier on the surface in addition to an optical function. In view of this, silicon nitride is excellent in particular because silicon nitride is especially advantageous to easily obtain a large photoelectric current.

A grid electrode 108 is formed on the surface of the emitter layer 107 to produce a photoelectric current. Since the grid electrode 108 is an obstacle against incident light, it is desirable that a width of the grid be as narrow as possible and the number of the grid be as small as possible. Also, since a current intensively flows in the grid electrode,

resistivity thereof is preferably as low as possible. Furthermore, it is necessary for the grid electrode 108 to form satisfactory electrical contact with the emitter layer 106. In view of this, in general, a  
5 pattern of a silver paste containing a glass frit is printed and baked to form the grid electrode. Since the above-mentioned reflection preventing film generally has high resistivity, it is necessary for the grid electrode 108 to be directly in contact with  
10 the emitter layer 106. However, if the reflection preventing layer is formed on the grid electrode, a solder coat 109 is damaged, which is formed on the printed grid electrode to reduce resistivity of the grid electrode. Therefore, a method is employed in  
15 which the grid electrode is generally formed after an area of the reflection preventing layer at which the grid electrode should be formed is etched in advance so that the emitter layer is exposed. Alternatively, there is a method (a fire through method), which  
20 includes printing a pattern of the grid electrode 108 on the reflection preventing layer 107 and baking the pattern so that the grid electrode runs through the reflection preventing layer to come into contact with the emitter layer 106. This method is becoming  
25 widely used because it is not necessary to perform etching of the reflection preventing layer and adjustment of the electrode pattern and therefore the

method offers high productivity.

(Formation of back electrode and isolation of emitter layer)

According to a general crystalline silicon  
5 solar cell, in the case where a polycrystalline  
silicon layer is of p-type in particular, a back  
electrode 110 is often formed by printing an aluminum  
paste and baking the whole to make electrical contact  
on the back surface. The aluminum paste is  
10 relatively inexpensive. Furthermore, aluminum  
diffuses in the substrate to form a back surface  
field (BSF) layer 111 so that efficiency for  
utilization of a carrier produced in the vicinity of  
the back surface is improved. As a result,  
15 sensitivity of long-wavelength incident light is  
improved. Therefore, the aluminum paste is widely  
adopted. In many cases, the aluminum paste shrinks  
by baking to deflect the substrate and the deflection  
is especially remarkable if the back electrode is  
20 formed on the entire back surface. In this regard,  
since the base has low resistivity according to the  
present invention, the back electrode 110 is not  
necessarily formed on the entire back surface as  
shown in Fig. 3 and therefore a divided pattern is  
25 sufficient. In such a case, it is easy to use the  
substrate since deflection is small even if the  
aluminum paste is used.

As described above, the emitter layer 106 is formed on the surface of a polycrystalline silicon layer. If the emitter layer comes into contact with the back electrode 110 or the surface of the base, properties of a solar cell are remarkably deteriorated owing to leakage of photoelectric current. According to the present invention, since at least the surface and the end surface 105 of the base are substantially covered with a polycrystalline silicon layer, there is only a small possibility of such leakage. Furthermore, if the substrates are treated while the substrates are overlapped back to back in a CVD process or a thermal diffusion process for forming an emitter layer, especially the emitter layer is hard to be formed on the back surface so that the possibility of leakage is further decreased. However, in the case where it is especially necessary to suppress leakage between the emitter layer 106 and the back electrode 110 or the base 101, it is preferred that isolation be performed using the following method: a method which includes printing a diffusion source of a dopant in a pattern keeping away from the peripheral portion of the substrate to form an emitter layer, a method which includes etching an emitter layer in the peripheral portion of the substrate to be removed, or a method which includes scribing the surface of the peripheral



portion of the substrate. In the case of etching or scribing the emitter layer in the peripheral portion of the substrate, it is desirable that the emitter layer in a predetermined area be substantially

5 removed. On the contrary, if the emitter layer is removed to the extent that the surface of the base is exposed, leakage is caused more easily. Therefore, it is necessary to control the depth to be removed. Furthermore, in the case of using a substantially  
10 insulating reflection preventing film such as silicon nitride, if isolation is performed prior to formation of the reflection preventing film, an effect of preventing leakage is further enhanced.

(Example 1)

15 An ingot was produced using a mass of 1 to 25 mm of chemical grade metallurgical grade silicon produced in Brazil as a raw material. 1,800 g of the mass was washed with acid and was then charged into an apparatus of Fig. 4. A crucible 201 is made of  
20 carbon and SiN as a releasing agent is applied on the inner surface thereof. Dimensions of the inside of the crucible are 80 mm in diameter and 150 mm in depth. Air in the apparatus was exhausted to 10 Pa and then Ar was flown so that the pressure in the  
25 apparatus was 1 atmospheric pressure. A cylindrical side heater 202 having three sections and an upper heater 203 were controlled to heat the crucible to

1,600°C, and then silicon in the crucible was entirely molten in 10 hours and gas was discharged. After that, an output of the side heater 202 was controlled to form a temperature gradient of 50°C from the upper portion to the lower portion. Under such a condition, a stand 204 supporting the crucible was extremely slowly pulled down to solidify silicon from the bottom of the crucible 201. The solidification was completed in 10 hours and then outputs of both the heaters were gradually decreased to perform cooling for 10 hours. A grain boundary extended in a vertical direction of a solidified ingot. Reference numeral 205 denotes a solidified Si portion and 206 denotes a molten Si portion. The temperature was controlled to grow a crystal in a direction indicated by reference numeral 207 while the interface between the solid phase and the liquid phase being kept level. The ingot was sliced by a band saw into a wafer shape and then the surface thereof was etched. As a result of measurement of resistivity, the type was n-type and the resistivity was 10  $\Omega \cdot \text{cm}$ . In addition, an ingot was solidified again in the same manner as described above except that  $\text{B}_2\text{O}_3$  was added to a metallurgical grade silicon raw material at an amount shown in Table 2. A small amount of  $\text{B}_2\text{O}_3$  was diluted with water and the solution was adjusted so that a predetermined amount of  $\text{B}_2\text{O}_3$

was added. Resistivity, the type of conductivity, and visually measured crystal grain average size are shown in Table 2. Furthermore, each sample was analyzed for impurity by an ICP method. As a result, 5 a concentration of iron or chromium was 1 ppm or less except a portion within 2.5 cm from the surface of the ingot. The type of conductivity of any sample to which B was added was p-type.

Table 2

Adding amount of $B_2O_3$ (mg)	B ( $cm^{-3}$ )	Resistivity ( $\Omega cm$ )	Average size of crystal grain (mm)	Efficiency of solar cell
0		(n-type) 0.01	7	x
20	4.52E+17	1	7	x
100	2.26E+18	0.2	7	o
200	4.52E+18	0.05	7	o
900	2.04E+19	0.015	7	o
1800	4.07E+19	0.004	7	o
2200	4.98E+19	0.004	5	$\Delta$
3000	6.79E+19	0.004	2	x

Metallurgical grade silicon on the thus-obtained wafer was used as a base for the subsequent process. The surface of the base was subjected to planar etching using a mixed liquid of nitric acid, acetic acid, and hydrofluoric acid = 300:68:32 for 2 minutes to remove a mark of a wire saw remaining on the base, thereby obtaining a glossy surface.

A polycrystalline silicon layer was grown using a liquid phase growth apparatus. Indium was charged into a crucible 301, was heated to 950°C, and was

kept at this temperature to be molten. Then, a p-type solar cell grade polycrystalline silicon plate having a thickness of 3 mm was set in place of the base and was dipped in the molten indium to dissolve silicon in indium to be saturated, thereby preparing a melt 302. The polycrystalline silicon plate was once pulled up and the base which was prepared in advance was set in place of the plate. An atmosphere around the crucible was substituted with hydrogen, and then the melt 302 was cooled at a cooling rate of 1°C/minute. When the temperature of the melt was 945°C, the base was dipped in the melt, growth continued for 1 hour, and then the base was pulled up from the melt. After pulling up of the base, it is observed that a little amount of indium was attached, the base was entirely dipped in hydrochloric acid for 1 hour to remove indium. Then, the base 302 was detached from the apparatus to find that a polycrystalline silicon layer 102 with a thickness of approximately 30  $\mu\text{m}$  was grown on the base 101. Hereinafter, a configuration of a substrate or a solar cell will be described with referring to Fig. 1. When the surface of the polycrystalline silicon layer was observed with a metallurgical microscope, minute unevennesses having a pitch of 5 to 10  $\mu\text{m}$  were recognized. Furthermore, when the polycrystalline silicon layer was additionally cut and the cross

section thereof was observed, the unevennesses are formed of a terrace which is oriented in a prescribed direction with regard to each crystal grain and therefore it was judged that the unevenness was a facet surface 103 accompanying crystal growth. Also, when resistivity of the polycrystalline silicon layer grown on an n-type base was measured by a four probe method, the resistivity was 0.8 to 1.2  $\Omega \cdot \text{cm}$ . The reason why the n-type base was used was for precisely measuring resistivity by forming a depletion layer between the base and the p-type polycrystalline silicon layer 102 to electrically separate the polycrystalline silicon layer from the base. Furthermore, although the polycrystalline silicon layer covered not only the surface of the base but also the entire end surface 106 as shown in Fig. 1, growth of the polycrystalline silicon layer was not recognized on the back surface of the base. As described above, a polycrystalline silicon substrate for a solar cell was completed.

After that, a solar cell was experimentally manufactured using the polycrystalline silicon substrate. Initially, an application liquid containing P was applied with a spinner for forming an emitter layer 106. After the application liquid was dried, the substrate was charged in a heat treatment furnace so as to thermally diffuse P in a

nitrogen atmosphere at 900°C. Then, a film formed from the application liquid was etched to be removed. Although the emitter layer was formed approximately only on the surface of the substrate, it was  
5 recognized that some emitter layers extended to the end surface. Therefore, just to make sure, the end surface was polished to be isolated from the back surface.

Next, the substrate was charged in a load-lock  
10 type plasma CVD apparatus in order to form a silicon nitride film as a reflection preventing film 107. The substrate was spread on a susceptor at a temperature of 300°C. An RF voltage was applied to a cathode opposing to the substrate with flowing mixed  
15 gas of silane gas, ammonia gas, and nitrogen gas, and discharge was continuously carried out for 5 minutes to deposit a silicon nitride film on the surface of the substrate. The deposited silicon nitride film 107 was deposited in a manner so as to also cover the  
20 end surface 106. When a reflection spectrum on the surface was measured with a spectroreflectometer equipped with an integrating sphere, the spectrum had a minimum at a wavelength of 580 nm and the reflectivity was 10% or less in the range of 450 nm  
25 to 1,000 nm. In the case of depositing a silicon nitride film on a silicon wafer whose surface was polished under the same condition as above, a minimum

was at 650 nm and the range in which a reflectivity was 10% or less was 550 nm to 800 nm. Therefore, a reflection preventing effect due to a minute unevenness of a facet surface was clearly recognized.

5       Next, an aluminum paste as a back electrode 110 was printed using a screen printer and dried, and then a pattern of a silver paste as a grid electrode 108 was printed on the surface and dried. The resultant was charged in an infrared belt baking  
10   furnace. A zone of 450°C and a zone of 800°C were provided in the baking furnace. Two substrates were placed on the belt, and the belt was driven at a speed of 100 mm/minute with flowing a large amount of air. As a result, the two substrates were passed  
15   through both zones so that the paste was baked. A silver particle ran through the reflection preventing layer 107 to reach the emitter layer 106 to make satisfactory electrical contact with the emitter  
20   layer. Meanwhile, with regard to the aluminum paste, aluminum was molten to make satisfactory electrical contact with the back surface of the base.

Finally, in order to form a solder coat layer 109, two substrates were accommodated at a time in a cassette, and then the cassette was dipped in a flux  
25   tank and dried by hot air. After that, the cassette was dipped in a solder flow tank for a predetermined period of time and was then pulled up. The cassette

was washed with hot water and then dried. Solder was coated only on the grid of the silver paste.

A property of the thus-manufactured solar cell is also shown in Table 2. In Table 2, symbol X means  
5 that conversion efficiency is less than 3%,  $\Delta$  means that conversion efficiency is 5% to 7%, and o means that conversion efficiency is 8% or more.

(Example 2)

The ingot obtained in Example 1 in which 200 mg  
10 of  $B_2O_3$  was added was cut at the position of 5, 10, 15, 20, 25 and 30 mm respectively from the upper end portion thereof to obtain wafers each of which was used as a base. A solar cell was manufactured in accordance with the procedure described in Example 1.  
15 A property of the manufactured solar cell is shown in Table 3. In Table 3, the criteria represented by the symbols X,  $\Delta$  and o are the same as those in Table 2. A base alone was subjected to a quantitative analysis of Fe by an ICP method. The result thereof is also  
20 shown in Table 3.



Table 3

Position	Fe (Weight ppm)	P (Weight ppm)	Property of solar cell
5 mm	1000	70	x
10 mm	200	64	x
15 mm	100	55	$\Delta$
20 mm	20	45	o
25 mm	1	38	o
30 mm	0.1	34	o

(Example 3)

- An ingot was produced in accordance with the same procedure as in Example 1 except that Al was incorporated into metallurgical grade silicon in place of  $B_2O_3$ . An incorporating amount, resistivity, a visually measured crystal grain average size, and a property of a solar cell are as shown in Table 4.
- The type of conductivity of any sample to which Al was incorporated was p-type.

Table 4

Incorporating amount of Al (mg)	Al ( $cm^{-3}$ )	Resistivity ( $\Omega cm$ )	Average size of crystal grain (mm)	Efficiency of solar cell
0		(n-type) 0.01	7	x
10	$7.2E+17$	1.5	7	x
150	$1.08E+19$	0.25	7	o
300	$2.16E+19$	0.06	7	o
3000	$2.16E+20$	0.03	7	o
7000	$5.04E+20$	0.008	7	o
15000	$1.08E+21$	0.004	5	$\Delta$
20000	$1.44E+21$	0.004	2	x

(Example 4)

A solar cell was manufactured on the base which

was produced in accordance with the procedure of Example 1 and in which  $B_2O_3$  was added at an amount of 4, 40, 200, 1,500 and, 2,200 mg, respectively. A concentration of Fe, Al, P, or B in a polycrystalline film for the solar cell was measured by SIMS. A concentration of any sample was not more than an SIMS detectable level, specifically, 1 ppm or less.

(Industrial Applicability)

According to the present invention, in a silicon substrate for a solar cell formed by growing a high purity polycrystalline silicon layer on the surface of a base obtained by slicing a polycrystalline silicon ingot obtained by melting metallurgical grade silicon and performing one-direction solidification, it is characterized in that the polycrystalline silicon ingot is produced by adding B at an amount of  $2 \times 10^{18} \text{ cm}^{-3}$  to  $5 \times 10^{19} \text{ cm}^{-3}$  or Al at an amount of  $1 \times 10^{19} \text{ cm}^{-3}$  to  $1 \times 10^{21} \text{ cm}^{-3}$  to the metallurgical grade silicon and then melting the whole and performing one-direction solidification of the melt. By using such a polycrystalline silicon substrate for a solar cell, it is possible to obtain a polycrystalline silicon substrate for a solar cell equivalent to a conventional substrate while a high purity silicon raw material at an amount of 1/10 or less of the conventional one is used. Therefore, it is possible to reduce a cost of a solar cell compared

to the case of using a conventional polycrystalline silicon substrate. Furthermore, a production amount is hardly restricted. In addition, since the substrate according to the present invention has the same shape as that of a conventional polycrystalline silicon substrate, if a small modification which does not affect a cost is made, a conventional solar cell manufacturing line can be used just as it is. Therefore, it is not necessary to make a new investment for a solar cell manufacturing line.

CLAIMS

1. (amended) A method of producing a polycrystalline silicon substrate for a solar cell, comprising the steps of:

- 5 performing one-direction solidification on a melt prepared by melting metallurgical grade silicon containing P of 30 ppm or more to form a polycrystalline silicon ingot;
- slicing the polycrystalline silicon ingot to
- 10 obtain a base; and
- growing a high purity polycrystalline silicon layer on a surface of the base,
- wherein the melt is prepared by adding B to molten metallurgical grade silicon at an amount of 2
- 15  $\times 10^{18} \text{ cm}^{-3}$  to  $5 \times 10^{19} \text{ cm}^{-3}$  based on a concentration.


2. (amended) A method of producing a polycrystalline silicon substrate for a solar cell, comprising the steps of:

- performing one-direction solidification on a
- 20 melt prepared by melting metallurgical grade silicon containing P of 30 ppm or more to form a polycrystalline silicon ingot;
- slicing the polycrystalline silicon ingot to obtain a base; and
- 25 growing a high purity polycrystalline silicon layer on a surface of the base,
- wherein the melt is prepared by adding Al to


molten metallurgical grade silicon at an amount of  $1 \times 10^{19} \text{ cm}^{-3}$  to  $1 \times 10^{21} \text{ cm}^{-3}$  based on a concentration.

1 / 3


**FIG. 1**




**FIG. 2**



**FIG. 3**



**FIG. 4**

3 / 3

FIG. 5





FIG. 6





## INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP03/ 13074

## A. CLASSIFICATION OF SUBJECT MATTER

Int.Cl<sup>7</sup> H01L 31/04, C30B 29/06, C01B 33/02

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Int.Cl<sup>7</sup> H01L 31/04 - 31/078, C30B 29/06, C01B 33/02 - 33/039

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
Japanese Utility Model Gazette 1926-1996, Japanese Publication of Unexamined Utility Model Applications 1971-2004, Japanese Registered Utility Model Gazette 1994-2004, Japanese Gazette Containing the Utility Model 1996-2004

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	EP 0831539 A (CANON KABUSHIKI KAISHA) 1998.03.25, whole document, Figs. 1-2 & US 2002/0009895 A1 & JP 10-98205 A	1,2
Y	Kishore et al, "Thin film solar cells from directionally solidified polycrystalline silicon doped with B, Al, Cu and C", Conference Record of the 19th IEEE Photovoltaic Specialists Conference, 1987, pages 1271-1274	1,2
A	US 5455430 A (SANYO ELECTRIC CO., LTD.) 1995.10.03, whole document, Figs. 1-16, (especially, Figs. 1-3 and description about them) & JP 5-36611 A	1,2



Further documents are listed in the continuation of Box C.



See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

13.01.04

Date of mailing of the international search report

27 1. 2004

Name and mailing address of the ISA/JP

Japan Patent Office

3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan

Authorized officer

SINGO SAIDO

Telephone No. +81-3-3581-1101 Ext. 3253

2K

3106

## INTERNATIONALSEARCHREPORT

International application No.

PCT/JP03/ 13074

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0867405 A1 (KAWASAKI STEEL CORPORATION) 1998.09.30, whole document, Figs. 1-6, & US 6090361 A & JP 10-324515 A	1,2
PA	JP 2003-243675 A (KYOCERA CORP.) 2003.08.29, whole document, Figs. 1-5 (Family:none)	1,2